Electromigration Modeling at Circuit Layout Level

by: Cher Ming Tan, Feifei He

Springer-Verlag, 2013

ISBN: 9789814451215 , 103 Pages

Format: PDF, Read online

Windows PC,Mac OSX Apple iPad, Android Tablet PC's Palm OS, PocketPC 2002 und älter, PocketPC 2003 und neuer, Windows Mobile Smartphone, Handys (mit Symbian) Read Online: Windows PC,Mac OSX,Linux

Price: 69,54 EUR

More eBook Details

Electromigration Modeling at Circuit Layout Level


 

Integrated circuit (IC) reliability is of increasing concern in present-day IC technology where the interconnect failures significantly increases the failure rate for ICs with decreasing interconnect dimension and increasing number of interconnect levels. Electromigration (EM) of interconnects has now become the dominant failure mechanism that determines the circuit reliability. This brief addresses the readers to the necessity of 3D real circuit modelling in order to evaluate the EM of interconnect system in ICs, and how they can create such models for their own applications. A 3-dimensional (3D) electro-thermo-structural model as opposed to the conventional current density based 2-dimensional (2D) models is presented at circuit-layout level.